Digilent Basys 3 Artix-7 FPGA Trainer Board Recommended for Introductory Users

AED896.00

  1. Product: Basys 3 Artix-7 FPGA Trainer Board
  2. 33,280 logic cells in 5200 slices
  3. Maximum Clock Frequency (MHz): 450
  4. RAM: 1,800 Kbits
  5. Display: 4-digit 7-segment
  6. Output: 12-bit VGA
SKU: DB0187 Category:
Description

The Basys 3 FPGA Trainer Board is one of the best boards on the market for getting started with FPGA. It is an entry-level development board built around a Xilinx Artix-7 FPGA.

As a complete and ready-to-use digital circuit development platform, it includes enough switches, LEDs, and other I/O devices to allow a large number of designs to be completed without the need for any additional hardware. There are also enough uncommitted FPGA I/O pins to allow designs to be expanded using Digilent Pmods or other custom boards and circuits, and all of this at a student-friendly price point.

The Basys 3 FPGA Trainer Board is designed exclusively for Xilinx’s Vivado Design Suite, and the WebPACK edition is available as a free download from Xilinx.

Features:

  1. Features the Xilinx Artix-7 FPGA: XC7A35T-1CPG236C
  2. 33,280 logic cells in 5200 slices (each slice contains four 6-input LUTs and 8 flip-flops) 
  3. 1,800 Kbits of fast block RAM 
  4. Five clock management tiles, each with a phase-locked loop (PLL)
  5. 90 DSP slices
  6. Internal clock speeds exceeding 450 MHz
  7. On-chip analog-to-digital converter (XADC)
  8. Digilent USB-JTAG port for FPGA programming and communication
  9. Serial Flash
  10. USB-UART Bridge 
  11. 12-bit VGA output 
  12. USB HID Host for mice, keyboards, and memory sticks
  13. 16 user switches 
  14. 16 user LEDs
  15. 5 user pushbuttons 
  16. 4-digit 7-segment display
  17. 4 Pmod ports: 3 Standard 12-pin Pmod ports, 1 dual-purpose XADC signal / standard Pmod port
Reviews (0)
0 reviews
0
0
0
0
0

There are no reviews yet.

Be the first to review “Digilent Basys 3 Artix-7 FPGA Trainer Board Recommended for Introductory Users”

Your email address will not be published. Required fields are marked *

1 2 3 4 5
1 2 3 4 5
1 2 3 4 5